Abstract. Finite impulse response (FIR) filters implemented in binary weighted number system suffer from the carry propagation delay. To accelerate the FIR filtering process, a design method is proposed on the basis of residue number system (RNS), which has been considered as an important methodology of high-speed computation. The arithmetic operations are decomposed into a set of small modular operations, which can be performed by several sub-filters in parallel. At the end of filtering, the residue signals are converted to conventional binary notation via Chinese remainder theorem. The performance of the presented RNS FIR filter is evaluated by computer simulation. The results show that frequency specifications are satisfied and the time delay of arithmetic operations is substantially shortened.
Introduction
Finite impulse response (FIR) filters are one of the most common building blocks in digital signal processing (DSP) applications. Sometimes FIR filters are preferable to infinite impulse response (IIR) filters due to their useful attributes such as stable structures. Usually, to meet certain frequency specifications, the order of FIR filters is relatively high. The high order results in a great number of multiplications and additions, which limit the speed of FIR filtering [1] .
The residue number system (RNS) is non-weighted number system, which has been recognized as an efficient methodology of high-speed signal processing for its inherent parallelism. In RNS, a large number is represented by a set of small residues. The arithmetic operations on large numbers can be done by performing operations on these small residues in parallel [2] [3] . Since the arithmetic operations in different modular channels are independent of each other, there is no carry propagation among them. Therefore, the arithmetic operations are substantially accelerated. RNS is good at addition, subtraction, and multiplication, while some other operations, such as division and magnitude comparison, are difficult within RNS. The superiority of RNS in the design of high-speed FIR filters relies on the fact that only addition and multiplication are involved in the filtering [4] .
A method of designing high-speed FIR filters based on RNS is proposed in this study. Firstly, conventional binary signal is decomposed into residue signals. Then the residue signals are processed by sub-filters in different modular channels. Finally, the outputs of the sub-filters are converted to traditional signal via Chinese remainder theorem (CRT) [5] . The performance of the proposed scheme is validated by computer simulation.
Background of Residue Number System
An RNS is characterized by K-tuple moduli set
K) are co-prime positive integers. The dynamic range of RNS is defined as
Each integer 0 X M ≤ < can be uniquely represented as a residue set 1 2 , , ,
, where
x i is the residue of X with respect to p i , which is noted by
As the coefficients of an FIR filter may be positive or negative, it is required to represent positive numbers as well as negative numbers in RNS. If a signed integer X satisfies one of two relations [ 
then its residue x i is calculated as
For two given operands
, their arithmetic modular operation is performed as
where � denotes addition, subtraction or multiplication. It is seen that the operation on large numbers can be done by several operations on smaller residues independently. Parallelism and small digit size explain why RNS is advantageous to the implementation of high-speed FIR filters.
The Design of FIR Filters Using RNS
An FIR filter is described by
where X n is the input to the filter, Y n is the output, N is the filter's order, and A j denotes the coefficients. The structure of the RNS FIR filter is shown in Fig.1 Fig. 2 shows the structure of sub-filter modulo p i , where ⊕ and ⊗ denote modular addition and modular multiplication respectively, and z -1 stands for a unit delay. The building block of the sub-filter is a modular multiplicator followed by a modular adder [7] .
Reverse conversion is the process of translating from residue representation to conventional binary notation. It is one of the difficult operations in RNS. The existing reverse conversion methods are classified into two categories. One is mixed radix conversion (MRC). The other is on the basis of CRT. The implementation of MRC is simpler, but the conversion speed is slower because of its serial mechanism. The operations of CRT are in parallel and higher conversion speed can be acquired [8] . Here we adopt CRT as the principle of the reverse conversion. The sub-filters' residue outputs 1 2 , , , K y y y 2 is converted to the common binary signal Y by
where i i M P p = and t i satisfies 1
Moduli set selection is another issue that affects the performance of the DSP system. The form of moduli set directly impact on the complexity of arithmetic operations [9] . In our design, the moduli set { } Fig. 4 . PSD of input and output signal The amplitude response of the RNS FIR filter is compared with the same order ideal filter in Fig. 3 . Here the ideal filter means that the coefficients are represented by high precision decimal numbers. Fig. 3 shows that the amplitude response of the RNS filter is almost the same as that of the ideal filter. The bandpass filters are driven by the input signals which consist of 50 Hz, 200 Hz, and 400 Hz sinusoidal waves. White Gaussian noise, whose signal-to-noise ratio is 10 dB, is added to the input signals. The power spectral density (PSD) of input and output signals is exhibited in Fig.  4 . It is demonstrated that the RNS filter effectively suppresses the signals out of the passband. However, the RNS filter's PSD performance is slightly inferior to the ideal filter due to its bit width limitation.
Conclusion
To implement high-speed FIR filters, a design method based on residue number system is proposed. The arithmetic operations in filtering are divided into a set of small operations, which are performed by several sub-filters in parallel. Therefore, the signal processing is accelerated substantially. The performance of the proposed scheme is validated by computer simulation.
